pub const DFL_FPGA_PORT_GET_INFO: u32 = 46657;