1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
#[doc = "Register `ac_dac_dpc` reader"]
pub struct R(crate::R<AC_DAC_DPC_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<AC_DAC_DPC_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<AC_DAC_DPC_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<AC_DAC_DPC_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ac_dac_dpc` writer"]
pub struct W(crate::W<AC_DAC_DPC_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<AC_DAC_DPC_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<AC_DAC_DPC_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<AC_DAC_DPC_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `hub_en` reader - Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable."]
pub type HUB_EN_R = crate::BitReader<HUB_EN_A>;
#[doc = "Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum HUB_EN_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<HUB_EN_A> for bool {
    #[inline(always)]
    fn from(variant: HUB_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl HUB_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HUB_EN_A {
        match self.bits {
            false => HUB_EN_A::DISABLE,
            true => HUB_EN_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == HUB_EN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == HUB_EN_A::ENABLE
    }
}
#[doc = "Field `hub_en` writer - Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable."]
pub type HUB_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AC_DAC_DPC_SPEC, HUB_EN_A, O>;
impl<'a, const O: u8> HUB_EN_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(HUB_EN_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(HUB_EN_A::ENABLE)
    }
}
#[doc = "Field `dvol` reader - Digital Volume Control: DVC\n\nATT = DVC\\[5:0\\] * (-1.16 dB)\n\n64 steps, -1.16 dB/step"]
pub type DVOL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `dvol` writer - Digital Volume Control: DVC\n\nATT = DVC\\[5:0\\] * (-1.16 dB)\n\n64 steps, -1.16 dB/step"]
pub type DVOL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AC_DAC_DPC_SPEC, u8, u8, 6, O>;
#[doc = "Field `hpf_en` reader - High Pass Filter Enable"]
pub type HPF_EN_R = crate::BitReader<HPF_EN_A>;
#[doc = "High Pass Filter Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum HPF_EN_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<HPF_EN_A> for bool {
    #[inline(always)]
    fn from(variant: HPF_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl HPF_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HPF_EN_A {
        match self.bits {
            false => HPF_EN_A::DISABLE,
            true => HPF_EN_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == HPF_EN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == HPF_EN_A::ENABLE
    }
}
#[doc = "Field `hpf_en` writer - High Pass Filter Enable"]
pub type HPF_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AC_DAC_DPC_SPEC, HPF_EN_A, O>;
impl<'a, const O: u8> HPF_EN_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(HPF_EN_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(HPF_EN_A::ENABLE)
    }
}
#[doc = "Field `dwa` reader - DWA Function Disable"]
pub type DWA_R = crate::BitReader<DWA_A>;
#[doc = "DWA Function Disable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DWA_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<DWA_A> for bool {
    #[inline(always)]
    fn from(variant: DWA_A) -> Self {
        variant as u8 != 0
    }
}
impl DWA_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> DWA_A {
        match self.bits {
            false => DWA_A::DISABLE,
            true => DWA_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == DWA_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == DWA_A::ENABLE
    }
}
#[doc = "Field `dwa` writer - DWA Function Disable"]
pub type DWA_W<'a, const O: u8> = crate::BitWriter<'a, u32, AC_DAC_DPC_SPEC, DWA_A, O>;
impl<'a, const O: u8> DWA_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(DWA_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(DWA_A::ENABLE)
    }
}
#[doc = "Field `modqu` reader - Internal DAC Quantization Levels.\n\nLevels = \\[7*(21 + MODQU\\[3:0\\])\\]/128\n\nDefault levels = 7*21/128 = 1.15"]
pub type MODQU_R = crate::FieldReader<u8, u8>;
#[doc = "Field `modqu` writer - Internal DAC Quantization Levels.\n\nLevels = \\[7*(21 + MODQU\\[3:0\\])\\]/128\n\nDefault levels = 7*21/128 = 1.15"]
pub type MODQU_W<'a, const O: u8> = crate::FieldWriter<'a, u32, AC_DAC_DPC_SPEC, u8, u8, 4, O>;
#[doc = "Field `en_da` reader - DAC Digital Part Enable"]
pub type EN_DA_R = crate::BitReader<EN_DA_A>;
#[doc = "DAC Digital Part Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EN_DA_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<EN_DA_A> for bool {
    #[inline(always)]
    fn from(variant: EN_DA_A) -> Self {
        variant as u8 != 0
    }
}
impl EN_DA_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> EN_DA_A {
        match self.bits {
            false => EN_DA_A::DISABLE,
            true => EN_DA_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == EN_DA_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == EN_DA_A::ENABLE
    }
}
#[doc = "Field `en_da` writer - DAC Digital Part Enable"]
pub type EN_DA_W<'a, const O: u8> = crate::BitWriter<'a, u32, AC_DAC_DPC_SPEC, EN_DA_A, O>;
impl<'a, const O: u8> EN_DA_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(EN_DA_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(EN_DA_A::ENABLE)
    }
}
impl R {
    #[doc = "Bit 0 - Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable."]
    #[inline(always)]
    pub fn hub_en(&self) -> HUB_EN_R {
        HUB_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 12:17 - Digital Volume Control: DVC\n\nATT = DVC\\[5:0\\] * (-1.16 dB)\n\n64 steps, -1.16 dB/step"]
    #[inline(always)]
    pub fn dvol(&self) -> DVOL_R {
        DVOL_R::new(((self.bits >> 12) & 0x3f) as u8)
    }
    #[doc = "Bit 18 - High Pass Filter Enable"]
    #[inline(always)]
    pub fn hpf_en(&self) -> HPF_EN_R {
        HPF_EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 24 - DWA Function Disable"]
    #[inline(always)]
    pub fn dwa(&self) -> DWA_R {
        DWA_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bits 25:28 - Internal DAC Quantization Levels.\n\nLevels = \\[7*(21 + MODQU\\[3:0\\])\\]/128\n\nDefault levels = 7*21/128 = 1.15"]
    #[inline(always)]
    pub fn modqu(&self) -> MODQU_R {
        MODQU_R::new(((self.bits >> 25) & 0x0f) as u8)
    }
    #[doc = "Bit 31 - DAC Digital Part Enable"]
    #[inline(always)]
    pub fn en_da(&self) -> EN_DA_R {
        EN_DA_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Audio Hub Enable\n\nThe bit takes effect only when the EN_DA is set to 1.\n\nSystem Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable."]
    #[inline(always)]
    #[must_use]
    pub fn hub_en(&mut self) -> HUB_EN_W<0> {
        HUB_EN_W::new(self)
    }
    #[doc = "Bits 12:17 - Digital Volume Control: DVC\n\nATT = DVC\\[5:0\\] * (-1.16 dB)\n\n64 steps, -1.16 dB/step"]
    #[inline(always)]
    #[must_use]
    pub fn dvol(&mut self) -> DVOL_W<12> {
        DVOL_W::new(self)
    }
    #[doc = "Bit 18 - High Pass Filter Enable"]
    #[inline(always)]
    #[must_use]
    pub fn hpf_en(&mut self) -> HPF_EN_W<18> {
        HPF_EN_W::new(self)
    }
    #[doc = "Bit 24 - DWA Function Disable"]
    #[inline(always)]
    #[must_use]
    pub fn dwa(&mut self) -> DWA_W<24> {
        DWA_W::new(self)
    }
    #[doc = "Bits 25:28 - Internal DAC Quantization Levels.\n\nLevels = \\[7*(21 + MODQU\\[3:0\\])\\]/128\n\nDefault levels = 7*21/128 = 1.15"]
    #[inline(always)]
    #[must_use]
    pub fn modqu(&mut self) -> MODQU_W<25> {
        MODQU_W::new(self)
    }
    #[doc = "Bit 31 - DAC Digital Part Enable"]
    #[inline(always)]
    #[must_use]
    pub fn en_da(&mut self) -> EN_DA_W<31> {
        EN_DA_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DAC Digital Part Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ac_dac_dpc](index.html) module"]
pub struct AC_DAC_DPC_SPEC;
impl crate::RegisterSpec for AC_DAC_DPC_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ac_dac_dpc::R](R) reader structure"]
impl crate::Readable for AC_DAC_DPC_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ac_dac_dpc::W](W) writer structure"]
impl crate::Writable for AC_DAC_DPC_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ac_dac_dpc to value 0"]
impl crate::Resettable for AC_DAC_DPC_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}