1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159

#[doc = "Register `dac_vol_ctrl` reader"]
pub struct R(crate::R<DAC_VOL_CTRL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DAC_VOL_CTRL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DAC_VOL_CTRL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DAC_VOL_CTRL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `dac_vol_ctrl` writer"]
pub struct W(crate::W<DAC_VOL_CTRL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DAC_VOL_CTRL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DAC_VOL_CTRL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DAC_VOL_CTRL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `dac_vol_r` reader - DAC right channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
pub type DAC_VOL_R_R = crate::FieldReader<u8, u8>;
#[doc = "Field `dac_vol_r` writer - DAC right channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
pub type DAC_VOL_R_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DAC_VOL_CTRL_SPEC, u8, u8, 8, O>;
#[doc = "Field `dac_vol_l` reader - DAC left channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
pub type DAC_VOL_L_R = crate::FieldReader<u8, u8>;
#[doc = "Field `dac_vol_l` writer - DAC left channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
pub type DAC_VOL_L_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DAC_VOL_CTRL_SPEC, u8, u8, 8, O>;
#[doc = "Field `dac_vol_sel` reader - DAC Volume Control Selection Enable"]
pub type DAC_VOL_SEL_R = crate::BitReader<DAC_VOL_SEL_A>;
#[doc = "DAC Volume Control Selection Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DAC_VOL_SEL_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<DAC_VOL_SEL_A> for bool {
    #[inline(always)]
    fn from(variant: DAC_VOL_SEL_A) -> Self {
        variant as u8 != 0
    }
}
impl DAC_VOL_SEL_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> DAC_VOL_SEL_A {
        match self.bits {
            false => DAC_VOL_SEL_A::DISABLE,
            true => DAC_VOL_SEL_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == DAC_VOL_SEL_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == DAC_VOL_SEL_A::ENABLE
    }
}
#[doc = "Field `dac_vol_sel` writer - DAC Volume Control Selection Enable"]
pub type DAC_VOL_SEL_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, DAC_VOL_CTRL_SPEC, DAC_VOL_SEL_A, O>;
impl<'a, const O: u8> DAC_VOL_SEL_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(DAC_VOL_SEL_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(DAC_VOL_SEL_A::ENABLE)
    }
}
impl R {
    #[doc = "Bits 0:7 - DAC right channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
    #[inline(always)]
    pub fn dac_vol_r(&self) -> DAC_VOL_R_R {
        DAC_VOL_R_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:15 - DAC left channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
    #[inline(always)]
    pub fn dac_vol_l(&self) -> DAC_VOL_L_R {
        DAC_VOL_L_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bit 16 - DAC Volume Control Selection Enable"]
    #[inline(always)]
    pub fn dac_vol_sel(&self) -> DAC_VOL_SEL_R {
        DAC_VOL_SEL_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:7 - DAC right channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
    #[inline(always)]
    #[must_use]
    pub fn dac_vol_r(&mut self) -> DAC_VOL_R_W<0> {
        DAC_VOL_R_W::new(self)
    }
    #[doc = "Bits 8:15 - DAC left channel volum\n\n(-119.25 dB to 71.25 dB, 0.75 dB/Step)\n\n0x00: Mute\n\n0x01: -119.25 dB\n\n...\n\n0x9F = -0.75 dB\n\n0xA0 = 0 dB\n\n0xA1 = 0.75 dB\n\n...\n\n0xFF = 71.25 dBe"]
    #[inline(always)]
    #[must_use]
    pub fn dac_vol_l(&mut self) -> DAC_VOL_L_W<8> {
        DAC_VOL_L_W::new(self)
    }
    #[doc = "Bit 16 - DAC Volume Control Selection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn dac_vol_sel(&mut self) -> DAC_VOL_SEL_W<16> {
        DAC_VOL_SEL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DAC Volume Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dac_vol_ctrl](index.html) module"]
pub struct DAC_VOL_CTRL_SPEC;
impl crate::RegisterSpec for DAC_VOL_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [dac_vol_ctrl::R](R) reader structure"]
impl crate::Readable for DAC_VOL_CTRL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dac_vol_ctrl::W](W) writer structure"]
impl crate::Writable for DAC_VOL_CTRL_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets dac_vol_ctrl to value 0"]
impl crate::Resettable for DAC_VOL_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}