1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171

#[doc = "Register `msgbox_rd_irq_status` reader"]
pub struct R(crate::R<MSGBOX_RD_IRQ_STATUS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MSGBOX_RD_IRQ_STATUS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MSGBOX_RD_IRQ_STATUS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MSGBOX_RD_IRQ_STATUS_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `msgbox_rd_irq_status` writer"]
pub struct W(crate::W<MSGBOX_RD_IRQ_STATUS_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MSGBOX_RD_IRQ_STATUS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MSGBOX_RD_IRQ_STATUS_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MSGBOX_RD_IRQ_STATUS_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `reception_mq_irq_pend[0-3]` reader - Reception Channel\\[i\\] Interrupt Pending"]
pub type RECEPTION_MQ_IRQ_PEND_R = crate::BitReader<RECEPTION_MQ_IRQ_PEND_A>;
#[doc = "Reception Channel\\[i\\] Interrupt Pending\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RECEPTION_MQ_IRQ_PEND_A {
    #[doc = "0: No effect"]
    NO_EFFECT = 0,
    #[doc = "1: Pending"]
    PENDING = 1,
}
impl From<RECEPTION_MQ_IRQ_PEND_A> for bool {
    #[inline(always)]
    fn from(variant: RECEPTION_MQ_IRQ_PEND_A) -> Self {
        variant as u8 != 0
    }
}
impl RECEPTION_MQ_IRQ_PEND_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RECEPTION_MQ_IRQ_PEND_A {
        match self.bits {
            false => RECEPTION_MQ_IRQ_PEND_A::NO_EFFECT,
            true => RECEPTION_MQ_IRQ_PEND_A::PENDING,
        }
    }
    #[doc = "Checks if the value of the field is `NO_EFFECT`"]
    #[inline(always)]
    pub fn is_no_effect(&self) -> bool {
        *self == RECEPTION_MQ_IRQ_PEND_A::NO_EFFECT
    }
    #[doc = "Checks if the value of the field is `PENDING`"]
    #[inline(always)]
    pub fn is_pending(&self) -> bool {
        *self == RECEPTION_MQ_IRQ_PEND_A::PENDING
    }
}
#[doc = "Field `reception_mq_irq_pend[0-3]` writer - Reception Channel\\[i\\] Interrupt Pending"]
pub type RECEPTION_MQ_IRQ_PEND_W<'a, const O: u8> =
    crate::BitWriter1C<'a, u32, MSGBOX_RD_IRQ_STATUS_SPEC, RECEPTION_MQ_IRQ_PEND_A, O>;
impl<'a, const O: u8> RECEPTION_MQ_IRQ_PEND_W<'a, O> {
    #[doc = "No effect"]
    #[inline(always)]
    pub fn no_effect(self) -> &'a mut W {
        self.variant(RECEPTION_MQ_IRQ_PEND_A::NO_EFFECT)
    }
    #[doc = "Pending"]
    #[inline(always)]
    pub fn pending(self) -> &'a mut W {
        self.variant(RECEPTION_MQ_IRQ_PEND_A::PENDING)
    }
}
impl R {
    #[doc = "Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    pub unsafe fn reception_mq_irq_pend(&self, n: u8) -> RECEPTION_MQ_IRQ_PEND_R {
        RECEPTION_MQ_IRQ_PEND_R::new(((self.bits >> (n * 2)) & 1) != 0)
    }
    #[doc = "Bit 0 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    pub fn reception_mq0_irq_pend(&self) -> RECEPTION_MQ_IRQ_PEND_R {
        RECEPTION_MQ_IRQ_PEND_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 2 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    pub fn reception_mq1_irq_pend(&self) -> RECEPTION_MQ_IRQ_PEND_R {
        RECEPTION_MQ_IRQ_PEND_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 4 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    pub fn reception_mq2_irq_pend(&self) -> RECEPTION_MQ_IRQ_PEND_R {
        RECEPTION_MQ_IRQ_PEND_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 6 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    pub fn reception_mq3_irq_pend(&self) -> RECEPTION_MQ_IRQ_PEND_R {
        RECEPTION_MQ_IRQ_PEND_R::new(((self.bits >> 6) & 1) != 0)
    }
}
impl W {
    #[doc = "Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    #[must_use]
    pub unsafe fn reception_mq_irq_pend<const O: u8>(&mut self) -> RECEPTION_MQ_IRQ_PEND_W<O> {
        RECEPTION_MQ_IRQ_PEND_W::new(self)
    }
    #[doc = "Bit 0 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    #[must_use]
    pub fn reception_mq0_irq_pend(&mut self) -> RECEPTION_MQ_IRQ_PEND_W<0> {
        RECEPTION_MQ_IRQ_PEND_W::new(self)
    }
    #[doc = "Bit 2 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    #[must_use]
    pub fn reception_mq1_irq_pend(&mut self) -> RECEPTION_MQ_IRQ_PEND_W<2> {
        RECEPTION_MQ_IRQ_PEND_W::new(self)
    }
    #[doc = "Bit 4 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    #[must_use]
    pub fn reception_mq2_irq_pend(&mut self) -> RECEPTION_MQ_IRQ_PEND_W<4> {
        RECEPTION_MQ_IRQ_PEND_W::new(self)
    }
    #[doc = "Bit 6 - Reception Channel\\[i\\] Interrupt Pending"]
    #[inline(always)]
    #[must_use]
    pub fn reception_mq3_irq_pend(&mut self) -> RECEPTION_MQ_IRQ_PEND_W<6> {
        RECEPTION_MQ_IRQ_PEND_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Message Box Read Interrupt Status Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [msgbox_rd_irq_status](index.html) module"]
pub struct MSGBOX_RD_IRQ_STATUS_SPEC;
impl crate::RegisterSpec for MSGBOX_RD_IRQ_STATUS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [msgbox_rd_irq_status::R](R) reader structure"]
impl crate::Readable for MSGBOX_RD_IRQ_STATUS_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [msgbox_rd_irq_status::W](W) writer structure"]
impl crate::Writable for MSGBOX_RD_IRQ_STATUS_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0x01;
}
#[doc = "`reset()` method sets msgbox_rd_irq_status to value 0"]
impl crate::Resettable for MSGBOX_RD_IRQ_STATUS_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}