1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262

#[doc = "Register `emac_mii_cmd` reader"]
pub struct R(crate::R<EMAC_MII_CMD_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<EMAC_MII_CMD_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<EMAC_MII_CMD_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<EMAC_MII_CMD_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `emac_mii_cmd` writer"]
pub struct W(crate::W<EMAC_MII_CMD_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<EMAC_MII_CMD_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<EMAC_MII_CMD_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<EMAC_MII_CMD_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `mii_busy` reader - MII Status"]
pub type MII_BUSY_R = crate::BitReader<bool>;
#[doc = "Field `mii_busy` writer - MII Status"]
pub type MII_BUSY_W<'a, const O: u8> = crate::BitWriter<'a, u32, EMAC_MII_CMD_SPEC, bool, O>;
#[doc = "Field `mii_wr` reader - MII Write and Read"]
pub type MII_WR_R = crate::BitReader<MII_WR_A>;
#[doc = "MII Write and Read\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MII_WR_A {
    #[doc = "0: `0`"]
    R = 0,
    #[doc = "1: `1`"]
    W = 1,
}
impl From<MII_WR_A> for bool {
    #[inline(always)]
    fn from(variant: MII_WR_A) -> Self {
        variant as u8 != 0
    }
}
impl MII_WR_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> MII_WR_A {
        match self.bits {
            false => MII_WR_A::R,
            true => MII_WR_A::W,
        }
    }
    #[doc = "Checks if the value of the field is `R`"]
    #[inline(always)]
    pub fn is_r(&self) -> bool {
        *self == MII_WR_A::R
    }
    #[doc = "Checks if the value of the field is `W`"]
    #[inline(always)]
    pub fn is_w(&self) -> bool {
        *self == MII_WR_A::W
    }
}
#[doc = "Field `mii_wr` writer - MII Write and Read"]
pub type MII_WR_W<'a, const O: u8> = crate::BitWriter<'a, u32, EMAC_MII_CMD_SPEC, MII_WR_A, O>;
impl<'a, const O: u8> MII_WR_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn r(self) -> &'a mut W {
        self.variant(MII_WR_A::R)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn w(self) -> &'a mut W {
        self.variant(MII_WR_A::W)
    }
}
#[doc = "Field `phy_reg_addr` reader - PHY Register Address"]
pub type PHY_REG_ADDR_R = crate::FieldReader<u8, u8>;
#[doc = "Field `phy_reg_addr` writer - PHY Register Address"]
pub type PHY_REG_ADDR_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EMAC_MII_CMD_SPEC, u8, u8, 5, O>;
#[doc = "Field `phy_addr` reader - PHY Address"]
pub type PHY_ADDR_R = crate::FieldReader<u8, u8>;
#[doc = "Field `phy_addr` writer - PHY Address"]
pub type PHY_ADDR_W<'a, const O: u8> = crate::FieldWriter<'a, u32, EMAC_MII_CMD_SPEC, u8, u8, 5, O>;
#[doc = "Field `mdc_div_ratio_m` reader - MDC Clock DIvider Ratio"]
pub type MDC_DIV_RATIO_M_R = crate::FieldReader<u8, MDC_DIV_RATIO_M_A>;
#[doc = "MDC Clock DIvider Ratio\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum MDC_DIV_RATIO_M_A {
    #[doc = "0: `0`"]
    R16 = 0,
    #[doc = "1: `1`"]
    R32 = 1,
    #[doc = "2: `10`"]
    R64 = 2,
    #[doc = "3: `11`"]
    R128 = 3,
}
impl From<MDC_DIV_RATIO_M_A> for u8 {
    #[inline(always)]
    fn from(variant: MDC_DIV_RATIO_M_A) -> Self {
        variant as _
    }
}
impl MDC_DIV_RATIO_M_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<MDC_DIV_RATIO_M_A> {
        match self.bits {
            0 => Some(MDC_DIV_RATIO_M_A::R16),
            1 => Some(MDC_DIV_RATIO_M_A::R32),
            2 => Some(MDC_DIV_RATIO_M_A::R64),
            3 => Some(MDC_DIV_RATIO_M_A::R128),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `R16`"]
    #[inline(always)]
    pub fn is_r16(&self) -> bool {
        *self == MDC_DIV_RATIO_M_A::R16
    }
    #[doc = "Checks if the value of the field is `R32`"]
    #[inline(always)]
    pub fn is_r32(&self) -> bool {
        *self == MDC_DIV_RATIO_M_A::R32
    }
    #[doc = "Checks if the value of the field is `R64`"]
    #[inline(always)]
    pub fn is_r64(&self) -> bool {
        *self == MDC_DIV_RATIO_M_A::R64
    }
    #[doc = "Checks if the value of the field is `R128`"]
    #[inline(always)]
    pub fn is_r128(&self) -> bool {
        *self == MDC_DIV_RATIO_M_A::R128
    }
}
#[doc = "Field `mdc_div_ratio_m` writer - MDC Clock DIvider Ratio"]
pub type MDC_DIV_RATIO_M_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EMAC_MII_CMD_SPEC, u8, MDC_DIV_RATIO_M_A, 3, O>;
impl<'a, const O: u8> MDC_DIV_RATIO_M_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn r16(self) -> &'a mut W {
        self.variant(MDC_DIV_RATIO_M_A::R16)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn r32(self) -> &'a mut W {
        self.variant(MDC_DIV_RATIO_M_A::R32)
    }
    #[doc = "`10`"]
    #[inline(always)]
    pub fn r64(self) -> &'a mut W {
        self.variant(MDC_DIV_RATIO_M_A::R64)
    }
    #[doc = "`11`"]
    #[inline(always)]
    pub fn r128(self) -> &'a mut W {
        self.variant(MDC_DIV_RATIO_M_A::R128)
    }
}
impl R {
    #[doc = "Bit 0 - MII Status"]
    #[inline(always)]
    pub fn mii_busy(&self) -> MII_BUSY_R {
        MII_BUSY_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - MII Write and Read"]
    #[inline(always)]
    pub fn mii_wr(&self) -> MII_WR_R {
        MII_WR_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bits 4:8 - PHY Register Address"]
    #[inline(always)]
    pub fn phy_reg_addr(&self) -> PHY_REG_ADDR_R {
        PHY_REG_ADDR_R::new(((self.bits >> 4) & 0x1f) as u8)
    }
    #[doc = "Bits 12:16 - PHY Address"]
    #[inline(always)]
    pub fn phy_addr(&self) -> PHY_ADDR_R {
        PHY_ADDR_R::new(((self.bits >> 12) & 0x1f) as u8)
    }
    #[doc = "Bits 20:22 - MDC Clock DIvider Ratio"]
    #[inline(always)]
    pub fn mdc_div_ratio_m(&self) -> MDC_DIV_RATIO_M_R {
        MDC_DIV_RATIO_M_R::new(((self.bits >> 20) & 7) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - MII Status"]
    #[inline(always)]
    #[must_use]
    pub fn mii_busy(&mut self) -> MII_BUSY_W<0> {
        MII_BUSY_W::new(self)
    }
    #[doc = "Bit 1 - MII Write and Read"]
    #[inline(always)]
    #[must_use]
    pub fn mii_wr(&mut self) -> MII_WR_W<1> {
        MII_WR_W::new(self)
    }
    #[doc = "Bits 4:8 - PHY Register Address"]
    #[inline(always)]
    #[must_use]
    pub fn phy_reg_addr(&mut self) -> PHY_REG_ADDR_W<4> {
        PHY_REG_ADDR_W::new(self)
    }
    #[doc = "Bits 12:16 - PHY Address"]
    #[inline(always)]
    #[must_use]
    pub fn phy_addr(&mut self) -> PHY_ADDR_W<12> {
        PHY_ADDR_W::new(self)
    }
    #[doc = "Bits 20:22 - MDC Clock DIvider Ratio"]
    #[inline(always)]
    #[must_use]
    pub fn mdc_div_ratio_m(&mut self) -> MDC_DIV_RATIO_M_W<20> {
        MDC_DIV_RATIO_M_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "EMAC Management Interface Command Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [emac_mii_cmd](index.html) module"]
pub struct EMAC_MII_CMD_SPEC;
impl crate::RegisterSpec for EMAC_MII_CMD_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [emac_mii_cmd::R](R) reader structure"]
impl crate::Readable for EMAC_MII_CMD_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [emac_mii_cmd::W](W) writer structure"]
impl crate::Writable for EMAC_MII_CMD_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets emac_mii_cmd to value 0"]
impl crate::Resettable for EMAC_MII_CMD_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}