1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
#[doc = "Register `pcgr` reader"]
pub struct R(crate::R<PCGR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<PCGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<PCGR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<PCGR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `pcgr` writer"]
pub struct W(crate::W<PCGR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PCGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<PCGR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<PCGR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `pwm_clk_gating[0-7]` reader - Gating clock for PWM"]
pub type PWM_CLK_GATING_R = crate::BitReader<PWM_CLK_GATING_A>;
#[doc = "Gating clock for PWM\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PWM_CLK_GATING_A {
    #[doc = "0: Mask"]
    MASK = 0,
    #[doc = "1: Pass"]
    PASS = 1,
}
impl From<PWM_CLK_GATING_A> for bool {
    #[inline(always)]
    fn from(variant: PWM_CLK_GATING_A) -> Self {
        variant as u8 != 0
    }
}
impl PWM_CLK_GATING_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> PWM_CLK_GATING_A {
        match self.bits {
            false => PWM_CLK_GATING_A::MASK,
            true => PWM_CLK_GATING_A::PASS,
        }
    }
    #[doc = "Checks if the value of the field is `MASK`"]
    #[inline(always)]
    pub fn is_mask(&self) -> bool {
        *self == PWM_CLK_GATING_A::MASK
    }
    #[doc = "Checks if the value of the field is `PASS`"]
    #[inline(always)]
    pub fn is_pass(&self) -> bool {
        *self == PWM_CLK_GATING_A::PASS
    }
}
#[doc = "Field `pwm_clk_gating[0-7]` writer - Gating clock for PWM"]
pub type PWM_CLK_GATING_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PCGR_SPEC, PWM_CLK_GATING_A, O>;
impl<'a, const O: u8> PWM_CLK_GATING_W<'a, O> {
    #[doc = "Mask"]
    #[inline(always)]
    pub fn mask(self) -> &'a mut W {
        self.variant(PWM_CLK_GATING_A::MASK)
    }
    #[doc = "Pass"]
    #[inline(always)]
    pub fn pass(self) -> &'a mut W {
        self.variant(PWM_CLK_GATING_A::PASS)
    }
}
#[doc = "Field `pwm_clk_bypass[0-7]` reader - Bypass clock source (after pre-scale) to PWM output"]
pub type PWM_CLK_BYPASS_R = crate::BitReader<PWM_CLK_BYPASS_A>;
#[doc = "Bypass clock source (after pre-scale) to PWM output\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PWM_CLK_BYPASS_A {
    #[doc = "0: not bypass"]
    NOT_BYPASS = 0,
    #[doc = "1: bypass"]
    BYPASS = 1,
}
impl From<PWM_CLK_BYPASS_A> for bool {
    #[inline(always)]
    fn from(variant: PWM_CLK_BYPASS_A) -> Self {
        variant as u8 != 0
    }
}
impl PWM_CLK_BYPASS_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> PWM_CLK_BYPASS_A {
        match self.bits {
            false => PWM_CLK_BYPASS_A::NOT_BYPASS,
            true => PWM_CLK_BYPASS_A::BYPASS,
        }
    }
    #[doc = "Checks if the value of the field is `NOT_BYPASS`"]
    #[inline(always)]
    pub fn is_not_bypass(&self) -> bool {
        *self == PWM_CLK_BYPASS_A::NOT_BYPASS
    }
    #[doc = "Checks if the value of the field is `BYPASS`"]
    #[inline(always)]
    pub fn is_bypass(&self) -> bool {
        *self == PWM_CLK_BYPASS_A::BYPASS
    }
}
#[doc = "Field `pwm_clk_bypass[0-7]` writer - Bypass clock source (after pre-scale) to PWM output"]
pub type PWM_CLK_BYPASS_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PCGR_SPEC, PWM_CLK_BYPASS_A, O>;
impl<'a, const O: u8> PWM_CLK_BYPASS_W<'a, O> {
    #[doc = "not bypass"]
    #[inline(always)]
    pub fn not_bypass(self) -> &'a mut W {
        self.variant(PWM_CLK_BYPASS_A::NOT_BYPASS)
    }
    #[doc = "bypass"]
    #[inline(always)]
    pub fn bypass(self) -> &'a mut W {
        self.variant(PWM_CLK_BYPASS_A::BYPASS)
    }
}
impl R {
    #[doc = "Gating clock for PWM"]
    #[inline(always)]
    pub unsafe fn pwm_clk_gating(&self, n: u8) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> n) & 1) != 0)
    }
    #[doc = "Bit 0 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm0_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm1_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm2_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm3_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm4_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm5_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm6_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Gating clock for PWM"]
    #[inline(always)]
    pub fn pwm7_clk_gating(&self) -> PWM_CLK_GATING_R {
        PWM_CLK_GATING_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub unsafe fn pwm_clk_bypass(&self, n: u8) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> (n + 16)) & 1) != 0)
    }
    #[doc = "Bit 16 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm0_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm1_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm2_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm3_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm4_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm5_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm6_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    pub fn pwm7_clk_bypass(&self) -> PWM_CLK_BYPASS_R {
        PWM_CLK_BYPASS_R::new(((self.bits >> 23) & 1) != 0)
    }
}
impl W {
    #[doc = "Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub unsafe fn pwm_clk_gating<const O: u8>(&mut self) -> PWM_CLK_GATING_W<O> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 0 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm0_clk_gating(&mut self) -> PWM_CLK_GATING_W<0> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 1 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm1_clk_gating(&mut self) -> PWM_CLK_GATING_W<1> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 2 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm2_clk_gating(&mut self) -> PWM_CLK_GATING_W<2> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 3 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm3_clk_gating(&mut self) -> PWM_CLK_GATING_W<3> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 4 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm4_clk_gating(&mut self) -> PWM_CLK_GATING_W<4> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 5 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm5_clk_gating(&mut self) -> PWM_CLK_GATING_W<5> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 6 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm6_clk_gating(&mut self) -> PWM_CLK_GATING_W<6> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bit 7 - Gating clock for PWM"]
    #[inline(always)]
    #[must_use]
    pub fn pwm7_clk_gating(&mut self) -> PWM_CLK_GATING_W<7> {
        PWM_CLK_GATING_W::new(self)
    }
    #[doc = "Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub unsafe fn pwm_clk_bypass<const O: u8>(&mut self) -> PWM_CLK_BYPASS_W<O> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 16 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm0_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<16> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 17 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm1_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<17> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 18 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm2_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<18> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 19 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm3_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<19> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 20 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm4_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<20> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 21 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm5_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<21> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 22 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm6_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<22> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Bit 23 - Bypass clock source (after pre-scale) to PWM output"]
    #[inline(always)]
    #[must_use]
    pub fn pwm7_clk_bypass(&mut self) -> PWM_CLK_BYPASS_W<23> {
        PWM_CLK_BYPASS_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "PWM Clock Gating Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pcgr](index.html) module"]
pub struct PCGR_SPEC;
impl crate::RegisterSpec for PCGR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [pcgr::R](R) reader structure"]
impl crate::Readable for PCGR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pcgr::W](W) writer structure"]
impl crate::Writable for PCGR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets pcgr to value 0"]
impl crate::Resettable for PCGR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}