1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
#[doc = "Register `smhc_rintsts` reader"]
pub struct R(crate::R<SMHC_RINTSTS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SMHC_RINTSTS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SMHC_RINTSTS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SMHC_RINTSTS_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `smhc_rintsts` writer"]
pub struct W(crate::W<SMHC_RINTSTS_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SMHC_RINTSTS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SMHC_RINTSTS_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SMHC_RINTSTS_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `re` reader - Response Error"]
pub type RE_R = crate::BitReader<bool>;
#[doc = "Field `re` writer - Response Error"]
pub type RE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `cc` reader - Command Complete"]
pub type CC_R = crate::BitReader<bool>;
#[doc = "Field `cc` writer - Command Complete"]
pub type CC_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dtc` reader - Data Transfer Complete"]
pub type DTC_R = crate::BitReader<bool>;
#[doc = "Field `dtc` writer - Data Transfer Complete"]
pub type DTC_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dtr` reader - Data Transmit Request"]
pub type DTR_R = crate::BitReader<bool>;
#[doc = "Field `dtr` writer - Data Transmit Request"]
pub type DTR_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `drr` reader - Data Receive Request"]
pub type DRR_R = crate::BitReader<bool>;
#[doc = "Field `drr` writer - Data Receive Request"]
pub type DRR_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `rce` reader - Response CRC Error"]
pub type RCE_R = crate::BitReader<bool>;
#[doc = "Field `rce` writer - Response CRC Error"]
pub type RCE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dce` reader - Data CRC Error"]
pub type DCE_R = crate::BitReader<bool>;
#[doc = "Field `dce` writer - Data CRC Error"]
pub type DCE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `rto_back` reader - Response Timeout/Boot ACK Received"]
pub type RTO_BACK_R = crate::BitReader<bool>;
#[doc = "Field `rto_back` writer - Response Timeout/Boot ACK Received"]
pub type RTO_BACK_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dto_bds` reader - Data Timeout/Boot Data Start"]
pub type DTO_BDS_R = crate::BitReader<bool>;
#[doc = "Field `dto_bds` writer - Data Timeout/Boot Data Start"]
pub type DTO_BDS_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dsto_vsd` reader - Data Starvation Timeout/V1.8 Switch Done"]
pub type DSTO_VSD_R = crate::BitReader<bool>;
#[doc = "Field `dsto_vsd` writer - Data Starvation Timeout/V1.8 Switch Done"]
pub type DSTO_VSD_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `fu_fo` reader - FIFO Underrun/Overflow"]
pub type FU_FO_R = crate::BitReader<bool>;
#[doc = "Field `fu_fo` writer - FIFO Underrun/Overflow"]
pub type FU_FO_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `cb_iw` reader - Command Busy and Illegal Write"]
pub type CB_IW_R = crate::BitReader<bool>;
#[doc = "Field `cb_iw` writer - Command Busy and Illegal Write"]
pub type CB_IW_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dse_bc` reader - Data Start Error/Busy Clear"]
pub type DSE_BC_R = crate::BitReader<bool>;
#[doc = "Field `dse_bc` writer - Data Start Error/Busy Clear"]
pub type DSE_BC_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `acd` reader - Auto Command Done"]
pub type ACD_R = crate::BitReader<bool>;
#[doc = "Field `acd` writer - Auto Command Done"]
pub type ACD_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `dee` reader - Data End-bit Error"]
pub type DEE_R = crate::BitReader<bool>;
#[doc = "Field `dee` writer - Data End-bit Error"]
pub type DEE_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `sdioi_int` reader - SDIO Interrupt"]
pub type SDIOI_INT_R = crate::BitReader<bool>;
#[doc = "Field `sdioi_int` writer - SDIO Interrupt"]
pub type SDIOI_INT_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `card_insert` reader - Card Inserted"]
pub type CARD_INSERT_R = crate::BitReader<bool>;
#[doc = "Field `card_insert` writer - Card Inserted"]
pub type CARD_INSERT_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
#[doc = "Field `card_removal` reader - Card Removed"]
pub type CARD_REMOVAL_R = crate::BitReader<bool>;
#[doc = "Field `card_removal` writer - Card Removed"]
pub type CARD_REMOVAL_W<'a, const O: u8> = crate::BitWriter<'a, u32, SMHC_RINTSTS_SPEC, bool, O>;
impl R {
    #[doc = "Bit 1 - Response Error"]
    #[inline(always)]
    pub fn re(&self) -> RE_R {
        RE_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Command Complete"]
    #[inline(always)]
    pub fn cc(&self) -> CC_R {
        CC_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Data Transfer Complete"]
    #[inline(always)]
    pub fn dtc(&self) -> DTC_R {
        DTC_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Data Transmit Request"]
    #[inline(always)]
    pub fn dtr(&self) -> DTR_R {
        DTR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Data Receive Request"]
    #[inline(always)]
    pub fn drr(&self) -> DRR_R {
        DRR_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Response CRC Error"]
    #[inline(always)]
    pub fn rce(&self) -> RCE_R {
        RCE_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Data CRC Error"]
    #[inline(always)]
    pub fn dce(&self) -> DCE_R {
        DCE_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Response Timeout/Boot ACK Received"]
    #[inline(always)]
    pub fn rto_back(&self) -> RTO_BACK_R {
        RTO_BACK_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Data Timeout/Boot Data Start"]
    #[inline(always)]
    pub fn dto_bds(&self) -> DTO_BDS_R {
        DTO_BDS_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Data Starvation Timeout/V1.8 Switch Done"]
    #[inline(always)]
    pub fn dsto_vsd(&self) -> DSTO_VSD_R {
        DSTO_VSD_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - FIFO Underrun/Overflow"]
    #[inline(always)]
    pub fn fu_fo(&self) -> FU_FO_R {
        FU_FO_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Command Busy and Illegal Write"]
    #[inline(always)]
    pub fn cb_iw(&self) -> CB_IW_R {
        CB_IW_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Data Start Error/Busy Clear"]
    #[inline(always)]
    pub fn dse_bc(&self) -> DSE_BC_R {
        DSE_BC_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Auto Command Done"]
    #[inline(always)]
    pub fn acd(&self) -> ACD_R {
        ACD_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Data End-bit Error"]
    #[inline(always)]
    pub fn dee(&self) -> DEE_R {
        DEE_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SDIO Interrupt"]
    #[inline(always)]
    pub fn sdioi_int(&self) -> SDIOI_INT_R {
        SDIOI_INT_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 30 - Card Inserted"]
    #[inline(always)]
    pub fn card_insert(&self) -> CARD_INSERT_R {
        CARD_INSERT_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Card Removed"]
    #[inline(always)]
    pub fn card_removal(&self) -> CARD_REMOVAL_R {
        CARD_REMOVAL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 1 - Response Error"]
    #[inline(always)]
    #[must_use]
    pub fn re(&mut self) -> RE_W<1> {
        RE_W::new(self)
    }
    #[doc = "Bit 2 - Command Complete"]
    #[inline(always)]
    #[must_use]
    pub fn cc(&mut self) -> CC_W<2> {
        CC_W::new(self)
    }
    #[doc = "Bit 3 - Data Transfer Complete"]
    #[inline(always)]
    #[must_use]
    pub fn dtc(&mut self) -> DTC_W<3> {
        DTC_W::new(self)
    }
    #[doc = "Bit 4 - Data Transmit Request"]
    #[inline(always)]
    #[must_use]
    pub fn dtr(&mut self) -> DTR_W<4> {
        DTR_W::new(self)
    }
    #[doc = "Bit 5 - Data Receive Request"]
    #[inline(always)]
    #[must_use]
    pub fn drr(&mut self) -> DRR_W<5> {
        DRR_W::new(self)
    }
    #[doc = "Bit 6 - Response CRC Error"]
    #[inline(always)]
    #[must_use]
    pub fn rce(&mut self) -> RCE_W<6> {
        RCE_W::new(self)
    }
    #[doc = "Bit 7 - Data CRC Error"]
    #[inline(always)]
    #[must_use]
    pub fn dce(&mut self) -> DCE_W<7> {
        DCE_W::new(self)
    }
    #[doc = "Bit 8 - Response Timeout/Boot ACK Received"]
    #[inline(always)]
    #[must_use]
    pub fn rto_back(&mut self) -> RTO_BACK_W<8> {
        RTO_BACK_W::new(self)
    }
    #[doc = "Bit 9 - Data Timeout/Boot Data Start"]
    #[inline(always)]
    #[must_use]
    pub fn dto_bds(&mut self) -> DTO_BDS_W<9> {
        DTO_BDS_W::new(self)
    }
    #[doc = "Bit 10 - Data Starvation Timeout/V1.8 Switch Done"]
    #[inline(always)]
    #[must_use]
    pub fn dsto_vsd(&mut self) -> DSTO_VSD_W<10> {
        DSTO_VSD_W::new(self)
    }
    #[doc = "Bit 11 - FIFO Underrun/Overflow"]
    #[inline(always)]
    #[must_use]
    pub fn fu_fo(&mut self) -> FU_FO_W<11> {
        FU_FO_W::new(self)
    }
    #[doc = "Bit 12 - Command Busy and Illegal Write"]
    #[inline(always)]
    #[must_use]
    pub fn cb_iw(&mut self) -> CB_IW_W<12> {
        CB_IW_W::new(self)
    }
    #[doc = "Bit 13 - Data Start Error/Busy Clear"]
    #[inline(always)]
    #[must_use]
    pub fn dse_bc(&mut self) -> DSE_BC_W<13> {
        DSE_BC_W::new(self)
    }
    #[doc = "Bit 14 - Auto Command Done"]
    #[inline(always)]
    #[must_use]
    pub fn acd(&mut self) -> ACD_W<14> {
        ACD_W::new(self)
    }
    #[doc = "Bit 15 - Data End-bit Error"]
    #[inline(always)]
    #[must_use]
    pub fn dee(&mut self) -> DEE_W<15> {
        DEE_W::new(self)
    }
    #[doc = "Bit 16 - SDIO Interrupt"]
    #[inline(always)]
    #[must_use]
    pub fn sdioi_int(&mut self) -> SDIOI_INT_W<16> {
        SDIOI_INT_W::new(self)
    }
    #[doc = "Bit 30 - Card Inserted"]
    #[inline(always)]
    #[must_use]
    pub fn card_insert(&mut self) -> CARD_INSERT_W<30> {
        CARD_INSERT_W::new(self)
    }
    #[doc = "Bit 31 - Card Removed"]
    #[inline(always)]
    #[must_use]
    pub fn card_removal(&mut self) -> CARD_REMOVAL_W<31> {
        CARD_REMOVAL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Raw Interrupt Status Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [smhc_rintsts](index.html) module"]
pub struct SMHC_RINTSTS_SPEC;
impl crate::RegisterSpec for SMHC_RINTSTS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [smhc_rintsts::R](R) reader structure"]
impl crate::Readable for SMHC_RINTSTS_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [smhc_rintsts::W](W) writer structure"]
impl crate::Writable for SMHC_RINTSTS_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets smhc_rintsts to value 0"]
impl crate::Resettable for SMHC_RINTSTS_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}