1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
#[doc = "Register `lcd_cpu_tri4` reader"]
pub struct R(crate::R<LCD_CPU_TRI4_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<LCD_CPU_TRI4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<LCD_CPU_TRI4_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<LCD_CPU_TRI4_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `lcd_cpu_tri4` writer"]
pub struct W(crate::W<LCD_CPU_TRI4_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<LCD_CPU_TRI4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<LCD_CPU_TRI4_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<LCD_CPU_TRI4_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `d23_to_d0_first_valid` reader - Valid in first Block."]
pub type D23_TO_D0_FIRST_VALID_R = crate::FieldReader<u32, u32>;
#[doc = "Field `d23_to_d0_first_valid` writer - Valid in first Block."]
pub type D23_TO_D0_FIRST_VALID_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, LCD_CPU_TRI4_SPEC, u32, u32, 24, O>;
#[doc = "Field `a1_first_valid` reader - Valid in first Block."]
pub type A1_FIRST_VALID_R = crate::BitReader<bool>;
#[doc = "Field `a1_first_valid` writer - Valid in first Block."]
pub type A1_FIRST_VALID_W<'a, const O: u8> = crate::BitWriter<'a, u32, LCD_CPU_TRI4_SPEC, bool, O>;
#[doc = "Field `plug_mode_en` reader - Enable the plug mode used in dsi command mode."]
pub type PLUG_MODE_EN_R = crate::BitReader<PLUG_MODE_EN_A>;
#[doc = "Enable the plug mode used in dsi command mode.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PLUG_MODE_EN_A {
    #[doc = "0: Disable"]
    DISABLE = 0,
    #[doc = "1: Enable"]
    ENABLE = 1,
}
impl From<PLUG_MODE_EN_A> for bool {
    #[inline(always)]
    fn from(variant: PLUG_MODE_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl PLUG_MODE_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> PLUG_MODE_EN_A {
        match self.bits {
            false => PLUG_MODE_EN_A::DISABLE,
            true => PLUG_MODE_EN_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == PLUG_MODE_EN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == PLUG_MODE_EN_A::ENABLE
    }
}
#[doc = "Field `plug_mode_en` writer - Enable the plug mode used in dsi command mode."]
pub type PLUG_MODE_EN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, LCD_CPU_TRI4_SPEC, PLUG_MODE_EN_A, O>;
impl<'a, const O: u8> PLUG_MODE_EN_W<'a, O> {
    #[doc = "Disable"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(PLUG_MODE_EN_A::DISABLE)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(PLUG_MODE_EN_A::ENABLE)
    }
}
impl R {
    #[doc = "Bits 0:23 - Valid in first Block."]
    #[inline(always)]
    pub fn d23_to_d0_first_valid(&self) -> D23_TO_D0_FIRST_VALID_R {
        D23_TO_D0_FIRST_VALID_R::new(self.bits & 0x00ff_ffff)
    }
    #[doc = "Bit 24 - Valid in first Block."]
    #[inline(always)]
    pub fn a1_first_valid(&self) -> A1_FIRST_VALID_R {
        A1_FIRST_VALID_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 28 - Enable the plug mode used in dsi command mode."]
    #[inline(always)]
    pub fn plug_mode_en(&self) -> PLUG_MODE_EN_R {
        PLUG_MODE_EN_R::new(((self.bits >> 28) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:23 - Valid in first Block."]
    #[inline(always)]
    #[must_use]
    pub fn d23_to_d0_first_valid(&mut self) -> D23_TO_D0_FIRST_VALID_W<0> {
        D23_TO_D0_FIRST_VALID_W::new(self)
    }
    #[doc = "Bit 24 - Valid in first Block."]
    #[inline(always)]
    #[must_use]
    pub fn a1_first_valid(&mut self) -> A1_FIRST_VALID_W<24> {
        A1_FIRST_VALID_W::new(self)
    }
    #[doc = "Bit 28 - Enable the plug mode used in dsi command mode."]
    #[inline(always)]
    #[must_use]
    pub fn plug_mode_en(&mut self) -> PLUG_MODE_EN_W<28> {
        PLUG_MODE_EN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "LCD CPU Panel Trigger Register4\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [lcd_cpu_tri4](index.html) module"]
pub struct LCD_CPU_TRI4_SPEC;
impl crate::RegisterSpec for LCD_CPU_TRI4_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [lcd_cpu_tri4::R](R) reader structure"]
impl crate::Readable for LCD_CPU_TRI4_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [lcd_cpu_tri4::W](W) writer structure"]
impl crate::Writable for LCD_CPU_TRI4_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets lcd_cpu_tri4 to value 0"]
impl crate::Resettable for LCD_CPU_TRI4_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}