1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193

#[doc = "Register `tv_data_io_pol0` reader"]
pub struct R(crate::R<TV_DATA_IO_POL0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TV_DATA_IO_POL0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TV_DATA_IO_POL0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TV_DATA_IO_POL0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `tv_data_io_pol0` writer"]
pub struct W(crate::W<TV_DATA_IO_POL0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TV_DATA_IO_POL0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TV_DATA_IO_POL0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TV_DATA_IO_POL0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `g_y_ch_data_inv` reader - G Y Channel Data Inv"]
pub type G_Y_CH_DATA_INV_R = crate::FieldReader<u16, G_Y_CH_DATA_INV_A>;
#[doc = "G Y Channel Data Inv\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum G_Y_CH_DATA_INV_A {
    #[doc = "0: normal polarity"]
    NORMAL = 0,
    #[doc = "1: invert the specify output"]
    INVERT = 1,
}
impl From<G_Y_CH_DATA_INV_A> for u16 {
    #[inline(always)]
    fn from(variant: G_Y_CH_DATA_INV_A) -> Self {
        variant as _
    }
}
impl G_Y_CH_DATA_INV_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<G_Y_CH_DATA_INV_A> {
        match self.bits {
            0 => Some(G_Y_CH_DATA_INV_A::NORMAL),
            1 => Some(G_Y_CH_DATA_INV_A::INVERT),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `NORMAL`"]
    #[inline(always)]
    pub fn is_normal(&self) -> bool {
        *self == G_Y_CH_DATA_INV_A::NORMAL
    }
    #[doc = "Checks if the value of the field is `INVERT`"]
    #[inline(always)]
    pub fn is_invert(&self) -> bool {
        *self == G_Y_CH_DATA_INV_A::INVERT
    }
}
#[doc = "Field `g_y_ch_data_inv` writer - G Y Channel Data Inv"]
pub type G_Y_CH_DATA_INV_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TV_DATA_IO_POL0_SPEC, u16, G_Y_CH_DATA_INV_A, 10, O>;
impl<'a, const O: u8> G_Y_CH_DATA_INV_W<'a, O> {
    #[doc = "normal polarity"]
    #[inline(always)]
    pub fn normal(self) -> &'a mut W {
        self.variant(G_Y_CH_DATA_INV_A::NORMAL)
    }
    #[doc = "invert the specify output"]
    #[inline(always)]
    pub fn invert(self) -> &'a mut W {
        self.variant(G_Y_CH_DATA_INV_A::INVERT)
    }
}
#[doc = "Field `r_cb_ch_data_inv` reader - R CB Channel Data Inv"]
pub type R_CB_CH_DATA_INV_R = crate::FieldReader<u16, R_CB_CH_DATA_INV_A>;
#[doc = "R CB Channel Data Inv\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum R_CB_CH_DATA_INV_A {
    #[doc = "0: normal polarity"]
    NORMAL = 0,
    #[doc = "1: invert the specify output"]
    INVERT = 1,
}
impl From<R_CB_CH_DATA_INV_A> for u16 {
    #[inline(always)]
    fn from(variant: R_CB_CH_DATA_INV_A) -> Self {
        variant as _
    }
}
impl R_CB_CH_DATA_INV_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<R_CB_CH_DATA_INV_A> {
        match self.bits {
            0 => Some(R_CB_CH_DATA_INV_A::NORMAL),
            1 => Some(R_CB_CH_DATA_INV_A::INVERT),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `NORMAL`"]
    #[inline(always)]
    pub fn is_normal(&self) -> bool {
        *self == R_CB_CH_DATA_INV_A::NORMAL
    }
    #[doc = "Checks if the value of the field is `INVERT`"]
    #[inline(always)]
    pub fn is_invert(&self) -> bool {
        *self == R_CB_CH_DATA_INV_A::INVERT
    }
}
#[doc = "Field `r_cb_ch_data_inv` writer - R CB Channel Data Inv"]
pub type R_CB_CH_DATA_INV_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TV_DATA_IO_POL0_SPEC, u16, R_CB_CH_DATA_INV_A, 10, O>;
impl<'a, const O: u8> R_CB_CH_DATA_INV_W<'a, O> {
    #[doc = "normal polarity"]
    #[inline(always)]
    pub fn normal(self) -> &'a mut W {
        self.variant(R_CB_CH_DATA_INV_A::NORMAL)
    }
    #[doc = "invert the specify output"]
    #[inline(always)]
    pub fn invert(self) -> &'a mut W {
        self.variant(R_CB_CH_DATA_INV_A::INVERT)
    }
}
impl R {
    #[doc = "Bits 0:9 - G Y Channel Data Inv"]
    #[inline(always)]
    pub fn g_y_ch_data_inv(&self) -> G_Y_CH_DATA_INV_R {
        G_Y_CH_DATA_INV_R::new((self.bits & 0x03ff) as u16)
    }
    #[doc = "Bits 16:25 - R CB Channel Data Inv"]
    #[inline(always)]
    pub fn r_cb_ch_data_inv(&self) -> R_CB_CH_DATA_INV_R {
        R_CB_CH_DATA_INV_R::new(((self.bits >> 16) & 0x03ff) as u16)
    }
}
impl W {
    #[doc = "Bits 0:9 - G Y Channel Data Inv"]
    #[inline(always)]
    #[must_use]
    pub fn g_y_ch_data_inv(&mut self) -> G_Y_CH_DATA_INV_W<0> {
        G_Y_CH_DATA_INV_W::new(self)
    }
    #[doc = "Bits 16:25 - R CB Channel Data Inv"]
    #[inline(always)]
    #[must_use]
    pub fn r_cb_ch_data_inv(&mut self) -> R_CB_CH_DATA_INV_W<16> {
        R_CB_CH_DATA_INV_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "TCON Data IO Polarity Control0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [tv_data_io_pol0](index.html) module"]
pub struct TV_DATA_IO_POL0_SPEC;
impl crate::RegisterSpec for TV_DATA_IO_POL0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [tv_data_io_pol0::R](R) reader structure"]
impl crate::Readable for TV_DATA_IO_POL0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [tv_data_io_pol0::W](W) writer structure"]
impl crate::Writable for TV_DATA_IO_POL0_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets tv_data_io_pol0 to value 0"]
impl crate::Resettable for TV_DATA_IO_POL0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}