1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129

#[doc = "Register `tve_burst_width` reader"]
pub struct R(crate::R<TVE_BURST_WIDTH_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TVE_BURST_WIDTH_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TVE_BURST_WIDTH_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TVE_BURST_WIDTH_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `tve_burst_width` writer"]
pub struct W(crate::W<TVE_BURST_WIDTH_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TVE_BURST_WIDTH_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TVE_BURST_WIDTH_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TVE_BURST_WIDTH_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `hsync_width` reader - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
pub type HSYNC_WIDTH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `hsync_width` writer - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
pub type HSYNC_WIDTH_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TVE_BURST_WIDTH_SPEC, u8, u8, 8, O>;
#[doc = "Field `burst_width` reader - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
pub type BURST_WIDTH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `burst_width` writer - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
pub type BURST_WIDTH_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TVE_BURST_WIDTH_SPEC, u8, u8, 7, O>;
#[doc = "Field `breezeway` reader - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
pub type BREEZEWAY_R = crate::FieldReader<u8, u8>;
#[doc = "Field `breezeway` writer - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
pub type BREEZEWAY_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TVE_BURST_WIDTH_SPEC, u8, u8, 7, O>;
#[doc = "Field `back_porch` reader - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
pub type BACK_PORCH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `back_porch` writer - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
pub type BACK_PORCH_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TVE_BURST_WIDTH_SPEC, u8, u8, 8, O>;
impl R {
    #[doc = "Bits 0:7 - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
    #[inline(always)]
    pub fn hsync_width(&self) -> HSYNC_WIDTH_R {
        HSYNC_WIDTH_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:14 - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
    #[inline(always)]
    pub fn burst_width(&self) -> BURST_WIDTH_R {
        BURST_WIDTH_R::new(((self.bits >> 8) & 0x7f) as u8)
    }
    #[doc = "Bits 16:22 - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
    #[inline(always)]
    pub fn breezeway(&self) -> BREEZEWAY_R {
        BREEZEWAY_R::new(((self.bits >> 16) & 0x7f) as u8)
    }
    #[doc = "Bits 24:31 - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
    #[inline(always)]
    pub fn back_porch(&self) -> BACK_PORCH_R {
        BACK_PORCH_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 0:7 - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
    #[inline(always)]
    #[must_use]
    pub fn hsync_width(&mut self) -> HSYNC_WIDTH_W<0> {
        HSYNC_WIDTH_W::new(self)
    }
    #[doc = "Bits 8:14 - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
    #[inline(always)]
    #[must_use]
    pub fn burst_width(&mut self) -> BURST_WIDTH_W<8> {
        BURST_WIDTH_W::new(self)
    }
    #[doc = "Bits 16:22 - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
    #[inline(always)]
    #[must_use]
    pub fn breezeway(&mut self) -> BREEZEWAY_W<16> {
        BREEZEWAY_W::new(self)
    }
    #[doc = "Bits 24:31 - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
    #[inline(always)]
    #[must_use]
    pub fn back_porch(&mut self) -> BACK_PORCH_W<24> {
        BACK_PORCH_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "TV Encoder Burst Width Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [tve_burst_width](index.html) module"]
pub struct TVE_BURST_WIDTH_SPEC;
impl crate::RegisterSpec for TVE_BURST_WIDTH_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [tve_burst_width::R](R) reader structure"]
impl crate::Readable for TVE_BURST_WIDTH_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [tve_burst_width::W](W) writer structure"]
impl crate::Writable for TVE_BURST_WIDTH_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets tve_burst_width to value 0x0016_447e"]
impl crate::Resettable for TVE_BURST_WIDTH_SPEC {
    const RESET_VALUE: Self::Ux = 0x0016_447e;
}