1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
#[doc = "Register `twi_lcr` reader"]
pub struct R(crate::R<TWI_LCR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TWI_LCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TWI_LCR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TWI_LCR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `twi_lcr` writer"]
pub struct W(crate::W<TWI_LCR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TWI_LCR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TWI_LCR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TWI_LCR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `sda_ctl_en` reader - TWI_SDA Line State Control Enable"]
pub type SDA_CTL_EN_R = crate::BitReader<SDA_CTL_EN_A>;
#[doc = "TWI_SDA Line State Control Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SDA_CTL_EN_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<SDA_CTL_EN_A> for bool {
    #[inline(always)]
    fn from(variant: SDA_CTL_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl SDA_CTL_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SDA_CTL_EN_A {
        match self.bits {
            false => SDA_CTL_EN_A::DISABLE,
            true => SDA_CTL_EN_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == SDA_CTL_EN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == SDA_CTL_EN_A::ENABLE
    }
}
#[doc = "Field `sda_ctl_en` writer - TWI_SDA Line State Control Enable"]
pub type SDA_CTL_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, TWI_LCR_SPEC, SDA_CTL_EN_A, O>;
impl<'a, const O: u8> SDA_CTL_EN_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(SDA_CTL_EN_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(SDA_CTL_EN_A::ENABLE)
    }
}
#[doc = "Field `sda_ctl` reader - TWI_SDA Line State Control Bit"]
pub type SDA_CTL_R = crate::BitReader<SDA_CTL_A>;
#[doc = "TWI_SDA Line State Control Bit\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SDA_CTL_A {
    #[doc = "0: `0`"]
    LOW = 0,
    #[doc = "1: `1`"]
    HIGH = 1,
}
impl From<SDA_CTL_A> for bool {
    #[inline(always)]
    fn from(variant: SDA_CTL_A) -> Self {
        variant as u8 != 0
    }
}
impl SDA_CTL_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SDA_CTL_A {
        match self.bits {
            false => SDA_CTL_A::LOW,
            true => SDA_CTL_A::HIGH,
        }
    }
    #[doc = "Checks if the value of the field is `LOW`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == SDA_CTL_A::LOW
    }
    #[doc = "Checks if the value of the field is `HIGH`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == SDA_CTL_A::HIGH
    }
}
#[doc = "Field `sda_ctl` writer - TWI_SDA Line State Control Bit"]
pub type SDA_CTL_W<'a, const O: u8> = crate::BitWriter<'a, u32, TWI_LCR_SPEC, SDA_CTL_A, O>;
impl<'a, const O: u8> SDA_CTL_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn low(self) -> &'a mut W {
        self.variant(SDA_CTL_A::LOW)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn high(self) -> &'a mut W {
        self.variant(SDA_CTL_A::HIGH)
    }
}
#[doc = "Field `scl_ctl_en` reader - TWI_SCL Line State Control Enable"]
pub type SCL_CTL_EN_R = crate::BitReader<SCL_CTL_EN_A>;
#[doc = "TWI_SCL Line State Control Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SCL_CTL_EN_A {
    #[doc = "0: `0`"]
    DISABLE = 0,
    #[doc = "1: `1`"]
    ENABLE = 1,
}
impl From<SCL_CTL_EN_A> for bool {
    #[inline(always)]
    fn from(variant: SCL_CTL_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl SCL_CTL_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SCL_CTL_EN_A {
        match self.bits {
            false => SCL_CTL_EN_A::DISABLE,
            true => SCL_CTL_EN_A::ENABLE,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == SCL_CTL_EN_A::DISABLE
    }
    #[doc = "Checks if the value of the field is `ENABLE`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == SCL_CTL_EN_A::ENABLE
    }
}
#[doc = "Field `scl_ctl_en` writer - TWI_SCL Line State Control Enable"]
pub type SCL_CTL_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, TWI_LCR_SPEC, SCL_CTL_EN_A, O>;
impl<'a, const O: u8> SCL_CTL_EN_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut W {
        self.variant(SCL_CTL_EN_A::DISABLE)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut W {
        self.variant(SCL_CTL_EN_A::ENABLE)
    }
}
#[doc = "Field `scl_ctl` reader - TWI_SCL Line State Control Bit"]
pub type SCL_CTL_R = crate::BitReader<SCL_CTL_A>;
#[doc = "TWI_SCL Line State Control Bit\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SCL_CTL_A {
    #[doc = "0: `0`"]
    LOW = 0,
    #[doc = "1: `1`"]
    HIGH = 1,
}
impl From<SCL_CTL_A> for bool {
    #[inline(always)]
    fn from(variant: SCL_CTL_A) -> Self {
        variant as u8 != 0
    }
}
impl SCL_CTL_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SCL_CTL_A {
        match self.bits {
            false => SCL_CTL_A::LOW,
            true => SCL_CTL_A::HIGH,
        }
    }
    #[doc = "Checks if the value of the field is `LOW`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == SCL_CTL_A::LOW
    }
    #[doc = "Checks if the value of the field is `HIGH`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == SCL_CTL_A::HIGH
    }
}
#[doc = "Field `scl_ctl` writer - TWI_SCL Line State Control Bit"]
pub type SCL_CTL_W<'a, const O: u8> = crate::BitWriter<'a, u32, TWI_LCR_SPEC, SCL_CTL_A, O>;
impl<'a, const O: u8> SCL_CTL_W<'a, O> {
    #[doc = "`0`"]
    #[inline(always)]
    pub fn low(self) -> &'a mut W {
        self.variant(SCL_CTL_A::LOW)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn high(self) -> &'a mut W {
        self.variant(SCL_CTL_A::HIGH)
    }
}
#[doc = "Field `sda_state` reader - Current State of TWI_SDA"]
pub type SDA_STATE_R = crate::BitReader<SDA_STATE_A>;
#[doc = "Current State of TWI_SDA\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SDA_STATE_A {
    #[doc = "0: `0`"]
    LOW = 0,
    #[doc = "1: `1`"]
    HIGH = 1,
}
impl From<SDA_STATE_A> for bool {
    #[inline(always)]
    fn from(variant: SDA_STATE_A) -> Self {
        variant as u8 != 0
    }
}
impl SDA_STATE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SDA_STATE_A {
        match self.bits {
            false => SDA_STATE_A::LOW,
            true => SDA_STATE_A::HIGH,
        }
    }
    #[doc = "Checks if the value of the field is `LOW`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == SDA_STATE_A::LOW
    }
    #[doc = "Checks if the value of the field is `HIGH`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == SDA_STATE_A::HIGH
    }
}
#[doc = "Field `scl_state` reader - Current State of TWI_SCL"]
pub type SCL_STATE_R = crate::BitReader<SCL_STATE_A>;
#[doc = "Current State of TWI_SCL\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SCL_STATE_A {
    #[doc = "0: `0`"]
    LOW = 0,
    #[doc = "1: `1`"]
    HIGH = 1,
}
impl From<SCL_STATE_A> for bool {
    #[inline(always)]
    fn from(variant: SCL_STATE_A) -> Self {
        variant as u8 != 0
    }
}
impl SCL_STATE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SCL_STATE_A {
        match self.bits {
            false => SCL_STATE_A::LOW,
            true => SCL_STATE_A::HIGH,
        }
    }
    #[doc = "Checks if the value of the field is `LOW`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == SCL_STATE_A::LOW
    }
    #[doc = "Checks if the value of the field is `HIGH`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == SCL_STATE_A::HIGH
    }
}
impl R {
    #[doc = "Bit 0 - TWI_SDA Line State Control Enable"]
    #[inline(always)]
    pub fn sda_ctl_en(&self) -> SDA_CTL_EN_R {
        SDA_CTL_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - TWI_SDA Line State Control Bit"]
    #[inline(always)]
    pub fn sda_ctl(&self) -> SDA_CTL_R {
        SDA_CTL_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - TWI_SCL Line State Control Enable"]
    #[inline(always)]
    pub fn scl_ctl_en(&self) -> SCL_CTL_EN_R {
        SCL_CTL_EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - TWI_SCL Line State Control Bit"]
    #[inline(always)]
    pub fn scl_ctl(&self) -> SCL_CTL_R {
        SCL_CTL_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Current State of TWI_SDA"]
    #[inline(always)]
    pub fn sda_state(&self) -> SDA_STATE_R {
        SDA_STATE_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Current State of TWI_SCL"]
    #[inline(always)]
    pub fn scl_state(&self) -> SCL_STATE_R {
        SCL_STATE_R::new(((self.bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - TWI_SDA Line State Control Enable"]
    #[inline(always)]
    #[must_use]
    pub fn sda_ctl_en(&mut self) -> SDA_CTL_EN_W<0> {
        SDA_CTL_EN_W::new(self)
    }
    #[doc = "Bit 1 - TWI_SDA Line State Control Bit"]
    #[inline(always)]
    #[must_use]
    pub fn sda_ctl(&mut self) -> SDA_CTL_W<1> {
        SDA_CTL_W::new(self)
    }
    #[doc = "Bit 2 - TWI_SCL Line State Control Enable"]
    #[inline(always)]
    #[must_use]
    pub fn scl_ctl_en(&mut self) -> SCL_CTL_EN_W<2> {
        SCL_CTL_EN_W::new(self)
    }
    #[doc = "Bit 3 - TWI_SCL Line State Control Bit"]
    #[inline(always)]
    #[must_use]
    pub fn scl_ctl(&mut self) -> SCL_CTL_W<3> {
        SCL_CTL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "TWI Line Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [twi_lcr](index.html) module"]
pub struct TWI_LCR_SPEC;
impl crate::RegisterSpec for TWI_LCR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [twi_lcr::R](R) reader structure"]
impl crate::Readable for TWI_LCR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [twi_lcr::W](W) writer structure"]
impl crate::Writable for TWI_LCR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets twi_lcr to value 0"]
impl crate::Resettable for TWI_LCR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}