Type Alias d1_pac::rtc::rtc_spi_clk_ctrl::RTC_SPI_CLK_GATING_R

source ·
pub type RTC_SPI_CLK_GATING_R = BitReader<RTC_SPI_CLK_GATING_A>;
Expand description

Field rtc_spi_clk_gating reader - RTC Reg CFG SPI Clock Gating

Before configurating RTC register, the clock divider of SPI needs be configured firstly, then clock gating needs be enabled.

Note: Frequency division and clock gating can not be set at the same time.

Aliased Type§

struct RTC_SPI_CLK_GATING_R { /* private fields */ }

Implementations§

source§

impl RTC_SPI_CLK_GATING_R

source

pub fn variant(&self) -> RTC_SPI_CLK_GATING_A

Get enumerated values variant

source

pub fn is_gating(&self) -> bool

Checks if the value of the field is GATING

source

pub fn is_not_gating(&self) -> bool

Checks if the value of the field is NOT_GATING