Trait mnemos_d1_core::ccu::BusGatingResetRegister

source ·
pub trait BusGatingResetRegister {
    // Required methods
    fn gating(ccu: &mut CCU, gating: BusGating);
    fn reset(ccu: &mut CCU, reset: BusReset);
}
Expand description

Trait to be implemented for module clocks that can be gated and reset

Required Methods§

source

fn gating(ccu: &mut CCU, gating: BusGating)

Enable or disable the clock gating bit

source

fn reset(ccu: &mut CCU, reset: BusReset)

Enable or disable the clock reset bit

Object Safety§

This trait is not object safe.

Implementations on Foreign Types§

source§

impl BusGatingResetRegister for DMAC

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for SMHC0

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for SMHC1

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for SMHC2

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for SPI0

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for SPI_DBI

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for TWI0

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for TWI1

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for TWI2

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for TWI3

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART0

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART1

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART2

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART3

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART4

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

source§

impl BusGatingResetRegister for UART5

source§

fn gating(ccu: &mut CCU, gating: BusGating)

source§

fn reset(ccu: &mut CCU, reset: BusReset)

Implementors§