Module mnemos_d1_core::trap

source ·
Expand description

RISC-V trap/exception handling

Macros§

Structs§

Enums§

  • RISC-V exception causes.
  • RISC-V interrupt causes.
  • Represents the cause of a trap, based on the value of the mcause register.